

# Circuit Architecture for VTL with MLC Flash Transistor




FIG.1A




FIG.1A'




FIG.1B




FIG.1C




FIG.1D






FIG.1E

System Architecture of VTL and MLC arrays

FIG.2



- Integrated Schottky-CFET cross section view
- *SBD special*: Anode implant block out, barrier metal, and Cathode bulk resistance implant




*Standard processes:* Conventional Trench/ROX Isolation, CMOS transistors, and post contact metal processes

FIG.3

## SBD IF vs VF


- Diode curves at -0, 25, 85 aC junction
- $R \sim 1.5K\Omega$  for  $I < 100 \mu A$ ,  $R \sim 150\Omega$  for  $I < 1 \text{ mA}$





High BW guarantee Smallest size  
and Lowest power Operating points

FIG.4

, SBD Rc effect



Anode blockout



#### • SBD Device

##### Structures

The Anode is formed by Metal-Si compound -  $\text{Ti}_3\text{Si}_4$

The Cathode has two segments


- Tch is the high sheet rho part - several Kohm/sq
- Tch may be formed by epi or low dosage Implant  $\sim 10^{16}$  atm/cm<sup>3</sup>
- Tcl is the low sheet rho part <100 ohm/sq
- Tcl may be formed by epi with barrier diffusion or high dosage Sub-Implant  $\sim 10^{16}$  atm/cm<sup>3</sup>

SBD Rc effect 2

The Re effect					
Assumption: W/O sub implant, from lrvine					
Cio alm/cm3		1.00E+15	5.00E+15	1.00E+15	5.00E+15
Rho ohm-cm		4.7	1.1	0.6	0.15
Dio um	0.1	47000	11000	6000	1500
Rsh-Ohm/sq=Rho/Dio	0.2	23500	5500	3000	750
	0.3	15666.667	3666.6667	2000	500

Assumption: With sub implant, Gaussian						
Cio atm/cm3		1.00E+15	5.00E+15	1.00E+16	5.00E+16	1.00E+17
Sigma 1/ohm-cm	Noc=1e15		0.4	0.8	3	5
	Noc=1e17			0.2	0.8	2
Rho ohm-cm	Noc=1e15		2.5	1.25	0.333333	0.2
Rsh Xw um	0.2		12500	6250	1667	1000
	0.4		6250	3125	833	500
	0.6		4167	2083	556	333

Cof in Atm/CM3



Distance from surface in um




FIG.5

## Open Reference literature

Today, advanced wafer packaging processes allow reversed biased, the potential barrier for electrons becomes large: hence there is a small probability that an electron will have sufficient thermal energy to cross the junction. The reverse leakage current will be in the nanoampere range.

applications such as in cordless phones, satellite receivers, RFID (radio frequency identification) and many others. How carrier recombination number of the carrier lifetimes of less than 100 ps and are extremely fast switching semiconductors.

Another significant difference between Schottky and p-n

Table 1.

Parameter	HSMS-280X	HSMS-282X
C <sub>jo</sub>	1.5	0.7
V <sub>br</sub>	75	0
R <sub>c</sub>	30	5
E <sub>c</sub>	0.69	0.69
I <sub>uv</sub>	10.0E-6	10.0E-4
I <sub>s</sub>	3.0E-8	3.0E-8
N	1.08	1.08
P <sub>e</sub>	0.65	0.65
P <sub>r</sub>	2	2
M	0.5	0.5

voltage drop  
des have a t  
.3 V compar  
unction diod

careful man  
er of the Sc  
che choice o  
the n-dope  
aracteristic  
on capacita  
es resistanc  
oltage V<sub>br</sub> a

FIG.6A




Figure 4.

Figure 2. Forward Current vs. Forward Voltage






Figure 4.

## Reference literature




Figure 6.




Figure 7.

### Protection and Improving Performance of Operational Amplifiers

Operational amplifier input overload, which can occur in the form of excessive common-mode or differential voltages, can result in a voltage breakdown that will damage or destroy the input transistors of the device.

### Amplifier Protection

Protection of an operational amplifier from high input voltages can be achieved by using a series diode (HSMS-28X2) as shown in Figure 7. The diodes limit the voltages at the input to the operational amplifier to safe levels (approx. 0.4 V) without restricting the signal swing.

### Settling Time-Speedup

An important consideration for operational amplifier performance




Figure 8.

age,  $V_3 - V_2$ . Since the integration circuit typically has a slow response time, it cannot respond to fast input spikes, thus resulting in ringing in the output signal and

cellent choice for a variety of non-RB applications. For further information, contact your local Hewlett-Packard sales office.

# FIG.6B



# 5th Gen. IC, Schottky-CMOS-Logic (SCL™)

## IC circuit solution and cost trends

Figure of merit index comparison on NAND4 gate

	Area	Access time	Power	Defect	AAP Cost
Bipolar TTL	100	100	100	100	1E8
Bipolar SCL 1985	200	10	200	200	8E7
CMOS TTL 2000	10	10	10	10	1E4
CMOS-SDTL 2004	2	2	2	2	16
	Bipolar		CMOS		
Tech rules/pacs	1970	1980	1990	2000	2010
GoVWb Ang	4000	2000	200	70	50
H um left	6	3	1	0.25	0.07
H um tibs	1	0.5	0.4	0.3	0.2
Contact/space um	10	2	1.2	0.25	0.2
Typ C load in F	10pF	1pF	0.4pF	200fF	50fF
Op. V volt	8	5	3.3	2.5	1.2
Op. 1 out CV*f	1	0.1	.01	1uA	10uA
Speed nb	70	10	3	500 pS	200 pS
Power*Speed pl	560	5	0.1	0.03	1.3 Cl
Vc inch	3.5	4	6	8	12
Density Gaus	100	2000	20k	200k	1M





FIG.7

## Demonstrative Embedded Library Solutions

Exemplary logic applications additional to MLC arrays

Low power IO Block functions

- ESD clamp diodes and line terminators
- Schmitt trigger at 1.2V
- ZBUF 1.2V
- Transceivers 1.2V

Low power internal logic and level shifter

- Inverter, NAND, NOR, DFF, and combinationals,
- XOR4
- Analog Differential Sense Amp and latch 1, 2

Special functions


1. Oscillators
2. PLL and DLL
3. High speed RAM
4. Mask ROM, OTP and FPGA
5. Arithmetic; Adder + Multiplier
6. Absolute value function
7. ADC/DAC

Controller Applications



- Semiconductor Disks
- Image storage and access devices
- Network storage and access devices
- Wireless and mobile communications
- Multimedia interfaces and data transports
- Generic Programmable computing devices

FIG.8

## Pulsed INV



Vin	Clkb	Vo
X	H	H
1	L	0
0	L	1



Vin	Clk	Vo
X	L	L
1	H	0
0	H	1







FIG.9

## Lo Power STIBUF


Schmitt Trigger- for  $V_{DD}=1.2-1.5V$ , Different Input  $V_t$

\* $V_{tLH}=0.8V$

\* $V_{tHL}=0.4V$



*	Vin	V1	V2	Vout
1.	0	1.2	1.5	1.5
2.	0.4	1.2	1.5	1.5
3.	0.6	1.2	1.5	1.5
4.	0.8	0.5	1.1	0.8
5.	1.2	0	0.3	0
6.	1.5	0	0	0
7.	1.2	0	0.3	0
8.	0.8	0.5	1.1	0.8
9.	0.4	1.2	1.5	1.5
10.	0	1.2	1.5	1.5



*	Vin	V1	V2	Vout
1.	0	1.2	1.5	1.5
2.	0.4	1.2	1.5	1.5
3.	0.6	1.2	1.5	1.5
4.	0.8	0.5	1.1	0.8
5.	1.2	0	0	0
6.	1.5	0	0	0
7.	1.2	0	0	0
8.	0.8	0	1.0	1.3
9.	0.4	1.2	1.5	1.5
10.	0	1.2	1.5	1.5

FIG.10

## Lo Power SIOIBUF

Single Phase Schmitt Trigger-

VDD=1.2-1.5V

Different Input  $V_t$

\*  $V_{tLH}=0.8V$

\*  $V_{tHL}=0.4V$

ZBUF

1. Complementary clock
2. Can add predriver stages for large output Transistors
3. 50 ohm double terminated lines
4.  $V_{tm} = 0.6V$










FIG.11

## ZBUF &amp; Transceiver4 -SCL



V <sub>in</sub>	Clk	Clkb	V <sub>o</sub>
X	L	H	Z
1	H	L	1
0	H	L	0



Clk and Clkb are complimentary pairs  
 T1, T2 can scale up 3 stages to drive T6  
 T3, T4 can scale up 3 stages to drive T5





FIG.12

# Hi Power GTLOBUF, Lo Power PDIBUF

## GTL-OBUF

- $V_{cc} = 1.2V$
- $V_{tm} = 0.6V$ ,  $R_{tm} = 25 \text{ ohm}$
- $V_{oh} = 0.8V$
- $V_{ol} = 0.4V$

## Pulsed DIFF IBUF

- Neg. CLKB
- DIFF input  $\sim 0.6v$
- Single/Dual phase In/Output






FIG.13


CMOS-TTL  
XOR2: W/O BUF

Transistor: 3 NTX 3PTX  
Area/load units: 3 6  
Tacc: 2x (50:70:100),  
-150ps  
effects: Pre-dvr, current,  
loading



XOR4: W/O BUF

Transistor: 9 NTX 18PTX  
27  
Tacc: 3x (50:70:250),  
>800ps  
effects: Pre-dvr, current,  
loading



XOR4: W/O BUF


Transistor: 17 NTX 24PTX  
41  
Tacc: 3x (70:120:170),  
>400ps  
effects: Pre-dvr, current,  
loading

GSD

CMOS-DTL

XOR4: Built-in BUF

Transistor: 18 NTX 9PTX  
27  
Tacc: 2x (50:80:110),  
<200ps 4 times better  
effects: No ripple, No loading effect



Applications:

Packet switching: Preamble data  
stream check

Parity tree

Address change detection

Multi-phase PLL clock




FIG.14



## Dlatch, Osc

Multivalued outputs

- CMOS level
- CML level



CMOS Osc.: 2 Types

- SCL Oscillator/Delay taps
- Osc.: 2 types










FIG.15

## GDFF-SCL



- Static DFF
- Set/Reset DFF
- SCAN register element



- Serial IN Parallel Out Shift Reg. - SIPOSR




FIG.16

## DFF with GNAND

- GNAND Approach
- 18 Smaller Transistors

- CMOS TTL, 22txs
- 2 phase clock
- Slow serial pass Tx
- Scanable








FIG.17

## IOBUF/Sense Latch

## Dual Phase Dynamic Sense Amp

- Hi Embedded Resistance with D1, D2
- Diff Inputs may be V3, V4
- Diff Inputs may be V2, V2



## Sense Amp Operation

Precharge: D1, D2 clamp MN3,4,5 OFF.

Evaluate: V3,4 pulsed on>>MN3,4,5 turned on>>MP1,2,3

Latching>>Output Latch reset

FIG.18

## Dual Ports

- 2 ports of word decoders
- 2 ports of IO channels
- Page mode Time sharing




FIG.19

# Dynamic Read Only Memory-Hard and FPGA

DSP-Translation Lookaside Buf for  
coefficients


Controller-Microcode instructions

Tx Array: Dif Poly Defined

- Common Gnd
- Shared Drain Contact
- Strapped MZ WL
- Pre-charged M1 SL

Schottky array-Double density, low cost,  
high speed

- Vertical SBD, buried N+ cathode lines,  
with strapped M2 option.
- Pulsed decoder, M1 Word time1, No Poly



Conventional CMOS  
Transistor ROM

FIG.20A









FIG.20B

# Dynamic Read Only Memory-Hard and FPGA



## Legend

LI film	1 <sup>st</sup> Metal Plug
Poly contact	Barrier metal
Polycide	N- cathode region
1 <sup>st</sup> Metal	N+ cathode region
	SiO <sub>2</sub>



Two schemes to make fuses of Local Interconnect




FIG.20F

SCL Dynamic SBD  
ROM-Double Density  
Faster Access times  
Field prog.

## ESD Input protection with SBD

## Input protection circuits

- High lead-in poly resistors  $> 100 \text{ kohm}$
- Limit current peaks  $> \text{p[} \text{eaks to } < 50 \text{ mA}$
- Conductive SBD and bipolar PN parasitics
- Low  $C_{in} < 1\text{-}3 \text{ pF}$





FIG.21






Totem pole level shifting and Vref schemes with SBD string

FIG.22


## Unprotected and protected P/Nwells

- Area of impact
  - IO cells
  - Array array: logic and Flash beds
- Parasitic device model
  - NPN in Pwell and PNP in Nwell
- Latch up due to lateral PN/PN actions
- Suppression by passive N/Pwell tapping
  - Double ring big areas,
  - less margin
- Suppression by active device tapping
  - Suppress NPN by SBD in NMOS bed-biasing to GND
  - Suppress PNP by SBD in PMOS bed-biasing to VCC



Parasite PN/PN latch-up sweet model  
of the unprotected CFBT transcievers

FIG.23A



add local active low barrier SBDs as needed

FIG.23B

# Input Protection Circuits

Latch up protection,  
Fig.22C

- Wire SBD in Nwell bed to VCC
- Wire SBD in Pwell bed to GND

Controlled Hot well  
biasing by SBD,  
Fig. 23

- Lower  $V_t$




FIG.23C




FIG.23D

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☒ FADED TEXT OR DRAWING
- ☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☐ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**